Seminar by Mr. Atanendu Shekhar Mandal

Designing an Embedded Processor for Hindi Text to Speech Synthesis

Mr. Atanendu Shekhar Mandal
CEERI , Pilani
Date: Thu , Sep 22 2005
Time: Noon
Venue: CS 101

Abstract :

Designing an Application Specific Instruction Set Processor for embedded applications in Hindi Text to Speech conversion has been presented in this talk. It starts with a short introduction on embedded system and then takes Formant Frequency based Parametric Speech Synthesis for Hindi TTS as a case study. In this presentation architectural choices, architecting the final architecture, development of instruction set, generation of machine code, and generation of control word ROM are brought out in details. FPGA synthesis results for various functional blocks and the overall design are also given before drawing the final conclusions.

Back to Seminars in 2005-06