# CS 698L: Parallel Architecture and Programming Models

Swarnendu Biswas

Semester 2019-2020-I CSE, IIT Kanpur

Content influenced by many excellent references, see References slide for acknowledgements.

#### How can we sum up all elements in an array?

int array[1000] = {0, 1, 34, 2, 89, -5, 67, 8, 4, 56, 23, 67, 0, 9, ...}



#### **Comparing Implementations**

#### **Main Thread**

long sum = 0;

```
for (int i =0; i < LEN; i++) {
   sum += array[i];
}</pre>
```



### **Comparing Implementations**

#### Main Thread

}

```
long sum = 0;
```

```
for (int i =0; i < LEN; i++) {
   sum += array[i];</pre>
```

#### Main Thread

```
Spawn n threads
long thr_sum[n] = {0}
for (int i = 0; i < n; i++) {
   sum += thr_sum[i];</pre>
```

```
Thread i
```

}

```
Compute CHUNK i of array[]
for (int j = CHUNK_START; j + CHUNK_START <
CHUNK_END; j++) {
   thr_sum[j] += array[j];
}</pre>
```

### Serial vs Parallel Processing



https://computing.llnl.gov/tutorials/parallel\_comp/

#### Is it Worth the Extra Complexity?

1: fish /home/swarnendu/iitk-workspace/c++-examples/src 💌

~/i/c/src \$ **./a.out** Sequential sum: 499158189 Time (ns): 2119657

Parallel sum: 499158189 Time (ns): 147934

~/i/c/src \$ **./a.out** Sequential sum: 499019481 Time (ns): 2063707

Parallel sum: 499019481 Time (ns): 259234

~/i/c/src \$ **./a.out** Sequential sum: 498973205 Time (ns): 2113602

Parallel sum: 498973205 Time (ns): 257328

~/i/c/src \$ **./a.out** Sequential sum: 499697650 Time (ns): 2110496

Parallel sum: 499697650 Time (ns): 252351

~/i/c/src \$ 🗌

Array of unsigned ints of size 10<sup>6</sup>, and four threads

Order of magnitude improvement

### Parallel Programming Overview

Find parallelization opportunities in the problemDecompose the problem into parallel units

### Parallel Programming Overview

Find parallelization opportunities in the problem

Decompose the problem into parallel units

![](_page_7_Picture_3.jpeg)

- Create parallel units of execution
  - Manage efficient execution of the parallel units

### Parallel Programming Overview

Find parallelization opportunities in the problem

Decompose the problem into parallel units

![](_page_8_Picture_3.jpeg)

- Create parallel units of execution
  - Manage efficient execution of the parallel units

- Problem may require inter-unit communication
  - Communication between threads, cores, ...

#### Inter-unit Communication

The problem logic will possibly require inter-unit communication

Units may be on the same processor or across processors or across nodes

♥|∦

![](_page_10_Picture_0.jpeg)

# What do we communicate in sequential programs?

![](_page_11_Picture_0.jpeg)

# What do we communicate in sequential programs?

- Global variables or data structures
- Function arguments and call parameters

### Parallelism vs Concurrency

![](_page_12_Figure_1.jpeg)

#### Concurrency vs Paralellism

![](_page_12_Figure_3.jpeg)

### Parallelism vs Concurrency

#### Parallel programming

- Use additional resources to speed up computation
- Performance perspective

#### Concurrent programming

- Correct and efficient control of access to shared resources
- Correctness perspective

#### Distinction is not absolute

## Parallel Architectures

Quick Overview

### Architecture Classification

- Popular dimensions for classification
  - Instruction and data stream
  - Source of parallelism
  - Structure of the system

![](_page_15_Figure_5.jpeg)

### Flynn's Taxonomy

• Single Instruction Single Data

![](_page_16_Figure_2.jpeg)

• Single Instruction Multiple Data

![](_page_16_Figure_4.jpeg)

### Flynn's Taxonomy

• Multiple Instructions Single Data

![](_page_17_Figure_2.jpeg)

• Multiple Instructions Multiple Data

![](_page_17_Figure_4.jpeg)

#### Sources of Parallelism in Hardware

- Instruction-Level Parallelism (ILP)
  - Pipelining, out-of-order execution, Superscalar, VLIW, ...
- Data parallelism
  - Increase amount of data to be operated on at same time

- Processor and resource parallelism
  - Increase units, memory bandwidth, ...

#### Source of Parallelism

Data

 Vector processors, systolic arrays, and SIMD

#### **Control/Function**

- Pipelined, superscalar, VLIW processors
- Shared-memory systems, distributed memory systems

#### **Control Parallel Architectures**

![](_page_20_Figure_1.jpeg)

Xin Yuang - Parallel Computer Architecture Classification. UFL.

### Modern Classification

#### Uniprocessor

- Scalar processor
- Vector processor
- SIMD

#### Multiprocessor

- Symmetric multiprocessors (SMP)
- Distributed memory multiprocessor
- SMP clusters
  - Shared memory addressing within node
  - Message passing between nodes

#### Performance Metrics of Parallel Architectures

- MIPS million instructions per second
- MFLOPS million floating point operations per second
- Which is a better metric?

### Shared Memory Architecture

- Single address space shared by multiple cores
- Communication is implicit through memory instructions (i.e., loads and stores)
- Can share data efficiently

![](_page_23_Figure_4.jpeg)

![](_page_23_Figure_5.jpeg)

![](_page_23_Figure_6.jpeg)

### Implementing Shared Memory

- Uniform memory access (UMA)
- Interconnection network used in the UMA can be a single bus, multiple buses, or a crossbar switch

![](_page_24_Figure_3.jpeg)

Wikipedia.

#### Implementing Shared Memory

- Non-uniform memory access
- Memory access time depends on the distance from the core

![](_page_25_Figure_3.jpeg)

### Challenges with Shared Memory

- Caches play key role in SMP performance
  - Reduce average data access time, reduce interconnect bandwidth
- However, private caches create problem of data coherence
  - Copies of a variable can be present in multiple caches

![](_page_27_Figure_0.jpeg)

Sequence of Operations

![](_page_27_Figure_1.jpeg)

![](_page_28_Figure_0.jpeg)

![](_page_29_Figure_1.jpeg)

![](_page_29_Figure_2.jpeg)

![](_page_30_Figure_1.jpeg)

![](_page_30_Figure_2.jpeg)

![](_page_31_Figure_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_32_Figure_2.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_33_Figure_2.jpeg)

![](_page_34_Figure_0.jpeg)

![](_page_35_Figure_0.jpeg)

### Challenges with Shared Memory

- Caches play key role in SMP performance
  - Reduce average data access time, reduce interconnect bandwidth
- Private caches create data coherence problem
  - Copies of a variable can be present in multiple caches
- Need support for cache coherence

### Challenges with Shared Memory

- Access conflicts several threads can try to access the same shared location
  - Data race is the accesses are not correctly synchronized and one the accesses is a write
  - Synchronization is not cheap
  - Programmer responsible for synchronized accesses to memory
- Coherence operations can become a bottleneck
  - Takes time and effort in keeping shared-memory locations consistent
  - Traffic due to data and cache/memory management
  - Lack of scalability
  - Other performance hazards false sharing

![](_page_38_Figure_0.jpeg)

Intel. Avoiding and Identifying False Sharing Among Threads.

![](_page_39_Figure_0.jpeg)

Intel. Avoiding and Identifying False Sharing Among Threads.

#### State Transitions in MESI

![](_page_40_Figure_1.jpeg)

A Primer on Memory Consistency and Cache Coherence.

#### Distributed Memory Architecture

- Each processor has its own private memory
  - Physically separated memory address space
- Processor must communicate to access non-local data
  - Also called message passing architecture
- Requires interconnection network for communication
  - Interconnection network topology is a key design factor, determines how the system scales
  - Need high bandwidth for communication

![](_page_42_Figure_0.jpeg)

#### Wikipedia.

#### Advantages of Distributed Memory

- Memory scales with the number of processors
- Can quickly access your own memory without the need for global coherence
- Can use off-the-shelf components

#### Be clear with uses!

![](_page_44_Picture_1.jpeg)

#### Parallel computing

• Multiple tasks in a program cooperate to solve a problem efficiently

#### Concurrent programming

• Multiple tasks in a program can be in progress at the same time

#### **Distributed computing**

• A program needs to cooperate with other programs to solve a problem

Yonghong Yan.

## Parallel Programming Models

### Parallel Programming Models

- An abstraction of parallel computer architectures
- Building block to design algorithms and write programs
- Dimensions
  - Performance how efficiently can programs run
  - Productivity how easy is it to develop programs

### Parallel Programming Models

Shared-memory
Distributed memory
Data parallel (PGAS)
Single program multiple data (SPMD)
Multiple program multiple data (MPMD)
Hybrid

#### Shared Memory without Threads

- Processes share a common address space
  - Notion of ownership of data is missing, complicating matters
- Unix-like systems provide support via functions like shm\_open(), shmget(), and shmctl()

![](_page_48_Figure_4.jpeg)

### Shared Memory with Threads

- A single process can be composed of multiple worker threads
- Threads are software analog of cores
  - Each thread has its own PC, SP, registers, etc
  - All threads share the process heap and the global data structures

![](_page_49_Figure_5.jpeg)

### Shared Memory with Threads

- All threads access the shared address space
  - Threads also have a private memory
- Synchronization is required to access shared resources
  - Can otherwise lead to pernicious bugs
- Runtime system schedules threads to cores
  - Concurrent units of execution
  - If there are more threads than cores, the runtime will time-slice threads on to the cores

#### Distributed Memory

- The problem size may not fit on a single machine
  - Graph analytics
  - Obvious step: Go distributed!
- Distributed computing model
  - Launch multiple processes on multiple systems
  - Processes carry out work
  - Processes may communicate through message passing
  - Processes coordinate either through message passing or synchronization

#### **Distributed Memory**

- Also called message passing programming model
- Set of tasks that use local memory for computation
  - Exchange data via communication
- MPI is a popular runtime

![](_page_52_Figure_5.jpeg)

#### Challenges with Distributed Memory

Often, communication turns out to be the primary bottleneck

- How do you partition the data between different nodes?
- Network topology is very important for scalability
  - Non-uniform memory access

Since communication is explicit, therefore it **excludes** race conditions

• Programmer's responsibility to synchronize between tasks

### Shared Memory vs Distributed Memory Programming

#### **Shared Memory**

- Communication is implicit
- Explicit synchronization
- Requires hardware support for coherence
- Lower development effort to begin with

#### **Distributed Memory**

- Communication via explicit messages
- Synchronization implicit via messages
- Requires support for in-node coherence and network communication
- Higher development effort to begin with

#### Data Parallel

- Also known as the partitioned global address space (PGAS)
  - Address space is global, and partitioned for tasks
  - Tasks operate on their own partition
  - Can have locality of reference
- Implementations
  - Unified Parallel C (UPC)
  - X10 from IBM
  - Chapel

![](_page_55_Figure_9.jpeg)

#### Data Parallel

- No library calls for communication
- Variables can name memory locations on other machines
  - Assume y points to a remote location
  - The following is equivalent to a send/receive
  - x = \*y

![](_page_56_Figure_6.jpeg)

### Single Program Multiple Data (SPMD)

- Tasks execute the same copy of the program on different data
  - Data parallel
  - Can be threads or message passing interface

![](_page_57_Figure_4.jpeg)

### Multiple Program Multiple Data (MPMD)

• Tasks may execute different programs with different data

![](_page_58_Figure_2.jpeg)

### Hybrid

- Combine more than one of the other models
- Examples
  - Combine shared-memory on local nodes, and exchange data over networks
  - Use GPUs for compute kernels with CUDA for exchange between host and device, and MPI for internode communication

![](_page_59_Figure_5.jpeg)

#### References

- James Demmel and Katherine Yelick CS 267: Shared Memory Programming: Threads and OpenMP
- Keshav Pingali CS 377P: Programming Shared-memory Machines, UT Austin.
- Blaise Barney, LLNL. Introduction to Parallel Computing, <u>https://computing.llnl.gov/tutorials/parallel\_comp/</u>