Empirical Analysis of Architectural Primitives for NVRAM Consistency

HiPC 2021

Arun KP¹ Debadatta Mishra ¹ Biswabandan Panda²

¹Indian Institute of Technology, Kanpur

²Indian Institute of Technology, Bombay



Non-volatile Memory (NVM)

- Persistence of data with better read/write latency.
- Access through load/store interface.
- Provides high memory capacity.









Initial memory state





After store to B

COMPUTER SCIENCE & ENGINEERING







At crash







Data Consistency With Persistent Barrier



COMPUTER SCIENCE & ENGINEERING



Persistent Barrier



COMPUTER SCIENCE & ENGINEERING



Data Consistency With Persistent Barrier







Data Consistency using Logging

- Provide atomicity of a code segment
- Using begin_tx & end_tx semantics

Redo and undo logging are commonly used

	begin_tx
	store(A,1)
	end_tx
Tir	ne



Undo Logging: Example



Memory has A's initial value



Undo Logging: Example





↑ Log has A's initial value

COMPUTER SCIENCE & ENGINEERING



Undo Logging: Example







↑ Memory has A's new value



Redo Logging: Example



Memory has A's initial value



Redo Logging: Example



↑ Log has A's new value

A O

memory area

→ address(A), 1 ②

log area

memory area

0

Redo Logging: Example







↑ Memory has A's new value



- X86-64
 - clflush (

COMPUTER SCIENCE & ENGINEERING



- X86-64
 - clflush
 - clflushopt (



- X86-64
 - clflush
 - clflushopt
 - clwb (



- X86-64
 - clflush
 - clflushopt
 - clwb
- ARM64
 - civac (



- X86-64
 - clflush
 - clflushopt
 - clwb
- ARM64
 - civac
 - cvac (

clflush, clflushopt, clwb are ordered by store-fence instructions.

civac, cvac use data memory barrier to the inner shareable domain (DSB ISH) as fence.



Questions

• Performance overhead of different architecture primitives for X86–64 and ARM64.



Questions

- Performance overhead of different architecture primitives for X86–64 and ARM64.
- Application memory footprint, read-to-write ratio influence on performance.



Questions

- Performance overhead of different architecture primitives for X86–64 and ARM64.
- Application memory footprint, read-to-write ratio influence on performance.
- Redo, Undo logging performance with different architecture primitives.



Performance Overhead of Architecture Primitives for X86–64 and ARM64



Gem5 configuration

CPU	Out-of-order CPU		
L1-D/I	32 KiB/core (8 way)		
L2	512KiB/core (16 way)		
L3	2 MiB/core shared (16 way)		
MSHRs	16, 32, 32/core at L1-D, L2, L3		
Cache data access latency	2, 9, 15 cycles at L1-D, L2, L3		
Cache line size	64 B in L1, L2, L3		
Replacement policy	LRU		
L1 prefetcher	StridePrefetcher with degree=4		
Memory controller	Nvmain* ¹		
Memory	PCM with configuration ²		
Memory capacity	10 GB (20GB for X86-64 redo/undo result)		
*Gem5 NVM Interface for X86–64 redo/undo result			



Micro-benchmarks

Benchmarks	Description
BST	Binary Search Tree
BST_P	Parallel Binary Search Tree
CUH	Cuckoo Hashing Table
QUE	Linear Queue
RBT	Red-black Tree

COMPUTER SCIENCE & ENGINEERING





Tiny	0.90 x L1-D Size	Small	0.90 x L2 Size	Medium	0.90 x LLC Size	Large	4 x LLC Size
------	------------------	-------	----------------	--------	-----------------	-------	--------------





Performance overheads vary between 1X - 2.5X





clwb performed better by 1X - 1.3X

COMPUTER SCIENCE & ENGINEERING





QUE resulted in highest performance overhead

COMPUTER SCIENCE & ENGINEERING



Write ordering contribute significantly to the slowdown

COMPUTER SCIENCE & ENGINEERING



#commit stalls at ROB						
noflush	6	34	6			
clflush	798,423	3,348,775	536,286			
clflushopt	532,284	2,232,528	270,146			
clwb	532,284	2,232,528	270,146			

The highest number of commit stalls at ROB head is for clflush.



Performance with ARM64



Performance trends are similar to X86-64



Performance with ARM64



cvac performed better than civac



Performance with ARM64



cvac is functionally equivalent to clwb



Memory Footprint, Read-to-Write Ratio Influence on Performance.

COMPUTER SCIENCE & ENGINEERING



Influence of Read-to-Write Ratio

• Memory access pattern \Rightarrow Read % influence on performance.

Performance slowdown

Benchmark	Read-light	Read-balanced	Read-heavy				
	civac						
BST	1.67	1.78	1.89				
BST_P	1.54	1.64	1.97				
QUE	2.47	2.34	2.22				
RBT	1.66	1.71	1.82				
cvac							
BST	1.53	1.63	1.83				
BST_P	1.45	1.48	1.88				
QUE	2.08	1.98	1.88				
RBT	1.48	1.51	1.61				

For medium working set size

Read-light	read:write ratio as 10:90	Read-balanced	read:write ratio as 50:50	Read-heavy	read:write ratio as 90:10
------------	---------------------------	---------------	---------------------------	------------	---------------------------



Influence of Read-to-Write Ratio

- Memory access pattern \Rightarrow Read % influence on performance.
- RBT read % $\uparrow \Rightarrow$ performance \downarrow same with BST as well.

Performance slowdown

Benchmark	Read-light	Read-balanced	Read-heavy				
	civac						
BST	1.67	1.78	1.89				
BST_P	1.54	1.64	1.97				
QUE	2.47	2.34	2.22				
RBT	1.66	1.71	1.82				
cvac							
BST	1.53	1.63	1.83				
BST_P	1.45	1.48	1.88				
QUE	2.08	1.98	1.88				
RBT	1.48	1.51	1.61				

For medium working set size

Read-light rea	d:write ratio as 10:90	Read-balanced	read:write ratio as 50:50	Read-heavy	read:write ratio as 90:10
----------------	------------------------	---------------	---------------------------	------------	---------------------------



Influence of Read-to-Write Ratio

- Memory access pattern \Rightarrow Read % influence on performance.
- RBT read % $\uparrow \Rightarrow$ performance \downarrow same with BST as well.
- QUE read % $\uparrow \Rightarrow$ performance \uparrow .

Performance slowdown

Benchmark	Read-light	Read-balanced	Read-heavy				
	civac						
BST	1.67	1.78	1.89				
BST_P	1.54	1.64	1.97				
QUE	2.47	2.34	2.22				
RBT	1.66	1.71	1.82				
cvac							
BST	1.53	1.63	1.83				
BST_P	1.45	1.48	1.88				
QUE	2.08	1.98	1.88				
RBT	1.48	1.51	1.61				

For medium working set size

Read-light read:write ratio as 10	Read-balanced	read:write ratio as 50:50	Read-heavy	read:write ratio as 90:10
-----------------------------------	---------------	---------------------------	------------	---------------------------



Redo, Undo Logging Performance for X86-64 and ARM64

COMPUTER SCIENCE & ENGINEERING





Log Heavy	No Logging:Logging ratio 10:90	Log Medium	No Logging:Logging ratio 50:50	Log Light	No Logging:Logging ratio 90:10
-----------	--------------------------------	------------	--------------------------------	-----------	--------------------------------





Undo log showed performance overhead for all modifications types.





clflush, clflushopt showed better performance than clwb with undo.

COMPUTER SCIENCE & ENGINEERING





Redo showed benefit with clwb.

COMPUTER SCIENCE & ENGINEERING





Redo+clwb provided cache benefits.

COMPUTER SCIENCE & ENGINEERING



Methods	Data-only	Meta-only	Hybrid	
Log Heavy				
vanilla	20.46	20.43	20.27	
redo	18.44	18.52	17.76	
undo	20.23	20.27	20.17	

With redo+clwb L1-D miss rates are lower, and also L1-D cache write-backs are reduced between 31% to 5%.





Cache prefetching plays an important role in redo performance, with redo 37% \uparrow in issued L1D prefetch requests for Hybrid.



Medium Logging Performance (X86-64)



The performance trends are similar to heavy logging.

COMPUTER SCIENCE & ENGINEERING



Light Logging Performance (X86-64)



The clflush, clflushopt continued showing better performance than clwb with undo.

Heavy Logging Performance (ARM64)



Performance trends are similar to X86-64



Heavy Logging Performance (ARM64)



cvac performed better with redo, undo in majority of cases.

COMPUTER SCIENCE & ENGINEERING



Heavy Logging Performance (ARM64)

Methods	Data-only	Meta-only	Hybrid	
Log Heavy				
vanilla	21.41	21.47	21.39	
redo	19.15	18.99	18.43	
undo	21.16	21.22	21.12	

With redo+cvac L1-D miss rates are lower.



Medium Logging Performance (ARM64)



The performance trends are similar to heavy logging.

COMPUTER SCIENCE & ENGINEERING



Light Logging Performance (ARM64)



cvac continued performing better with redo, undo in majority of cases.



• X86 and ARM64 showed similar data consistency performance overhead trends.



- X86 and ARM64 showed similar data consistency performance overhead trends.
- clwb, cvac benefited applications with temporal and spatial locality.



- X86 and ARM64 showed similar data consistency performance overhead trends.
- clwb, cvac benefited applications with temporal and spatial locality.
- Fences contributed significantly to the persistent barrier overhead.



- X86 and ARM64 showed similar data consistency performance overhead trends.
- clwb, cvac benefited applications with temporal and spatial locality.
- Fences contributed significantly to the persistent barrier overhead.
- Application's memory access pattern decide influence of read % on persistent barrier overhead.



- X86 and ARM64 showed similar data consistency performance overhead trends.
- clwb, cvac benefited applications with temporal and spatial locality.
- Fences contributed significantly to the persistent barrier overhead.
- Application's memory access pattern decide influence of read % on persistent barrier overhead.
- Nature of logging requirement decide choice of cache-line flush.



Conclusion

We studied the performance overhead of data consistency methods on X86–64 and ARM64. We found that —

- Selection of data consistency methods should be based upon the workload characteristics.
- Serialization operations to enforce order of writes to NVM impact performance.

As a future direction, study the influence of data consistency methods on co-running applications in a memory and cache congested scenario.



For more details contact: Arun KP kparun@cse.iitk.ac.in

COMPUTER SCIENCE & ENGINEERING

