

CS622: Advanced Computer Architecture

Control Hazard, Speculation, Superscalar


Debadatta Mishra, CSE, IITK

Taxonomy of branches


- Two decisions required to be taken accurately and as early as possible
 - Branch taken or not-taken
 - Branch target address

Taxonomy of branches

- Two decisions required to be taken accurately and as early as possible
 - Branch taken or not-taken
 - Branch target address




Taxonomy of branches




- For faults, the branch details may not be available till execution (sometimes MA)
- For indirect jumps (jump*, call*), the branch target is typically resolved after memory load

Taxonomy of branches




- Pipeline performance loss = $\text{MAX}\{\text{stage deciding branch taken or not}, \text{stage providing target addr}\}$
- For conditional jumps, “evaluation of condition” is the first target of optimization

Deciding pipeline depth: Multi-cycle Operations




- Assume LD/ST takes one cycle. Without any branch prediction, If there are 20% branch instructions and branch is taken 10% of the times, what will be the resulting IPC?

Deciding pipeline depth: Multi-cycle Operations



- Assume LD/ST takes one cycle. Without any branch prediction, If there are 20% branch instructions and branch is taken 10% of the times, what will be the resulting IPC?
 - Depends on which stage the branch is resolved.
 - What would be the IPC if branch is resolved in the 3rd stage of the execution? (Homework)

Deciding pipeline depth: Multi-cycle Operations



- Assume LD/ST takes one cycle. Without any branch prediction, If there are 20% branch instructions and branch is taken 10% of the times, what will be the resulting IPC?
 - Depends on which stage the branch is resolved.
 - What would be the IPC if branch is resolved in the 3rd stage of the execution? (Homework)

Can we reduce (ideally remove) branches from the software layers?

Programming/compiler techniques

- Avoid/reduce branches
 - Use indexing into const. values

```
switch(digit){  
case '1':  
    strcat(op, "one");  
    break;  
case '2':  
    strcat(op, "two");  
    Break;  
...  
}
```

Programming/compiler techniques

- Avoid/reduce branches
 - Use indexing into const. values

```
switch(digit){  
  case '1':  
    strcat(op, "one");  
    break;  
  case '2':  
    strcat(op, "two");  
    Break;  
  ...  
}
```

```
char *ptr[10]={“zero”, “one”, ... “nine”};  
strcat(op, ptr[digit]);
```

Programming/compiler techniques

- Avoid/reduce branches
 - Use indexing into const. values
 - Replace {branch+arithmetic} by {arithmetic+logical}

```
if (val < max) {  
    newval += max - val;  
}
```

Programming/compiler techniques

- Avoid/reduce branches
 - Use indexing into const. values
 - Replace {branch+arithmetic} by {arithmetic+logical}

```
if (val < max) {  
    newval += max - val;  
}
```

```
newval += (-(val < max)) & (max-val)
```

Programming/compiler techniques


- Avoid/reduce branches
 - Use indexing into const. values
 - Replace {branch+arithmetic} by {arithmetic+logical}
- Static branch prediction
 - Profile the branch behavior with different types of input and generate branch hints through the ISA
 - Program analysis based
 - Programmer can also help by using hints (e.g., gcc pragmas)

```
if (condition) {  
    //Some code  
}
```

```
if (likely (condition) ){  
    // Some code  
}
```

Dynamic branch prediction


Idea: **Predict** the branch outcome and branch target address during the fetch cycle of the branch instruction. Typically, prediction is based on some history (local and/or global).



- Branch History: Predict the branch result based on its history
- Branch Target Buffer(BTB): Lookup the target address
- What information (BP-Info) is forwarded and why?


Dynamic branch prediction

Idea: **Predict** the branch outcome and branch target address during the fetch cycle of the branch instruction. Typically, prediction is based on some history (local and/or global).



- Branch History: Predict the branch result based on its history
- Branch Target Buffer(BTB): Lookup the target address
- What information (BP-Info) is forwarded and why? Information regarding the entry in the BTB and Br. history to update it based on the actual values (if required).

Prediction using single-bit history (last time)




Branch Target Buffer (BTB)

PC'	Target Addr.	BHT
0x1230	0x1250	0x1

- The history state changes on wrong prediction
- Depending on the scheme, the lookup key can be lower bits of PC combined with other (e.g., execution history)


Prediction using single-bit history (last time)



```
for (i=0; i < 100; ++i){ // B1
  for (j=0; j<10; j++){ // B2
    if (j % 2) // B3
      do_something();
  }
}
```

- What will be the branch prediction accuracy for B1, B2 and B3?

Prediction using single-bit history (last time)




```
for (i=0; i < 100; ++i){ // B1
  for (j=0; j<10; j++){ // B2
    if (j % 2) // B3
      do_something();
  }
}
```

- What will be the branch prediction accuracy for B1, B2 and B3?


B1 = 98%, B2 ~ 80%, B3=0%

Prediction using two-bit history (second chance)



- Allow two mispredictions before changing the prediction

Prediction using two-bit history (second chance)



```
for (i=0; i < 100; ++i){ // B1
  for (j=0; j<10; j++){ // B2
    if (j % 2) // B3
      do_something();
  }
}
```

- What will be the branch prediction accuracy for B1, B2 and B3? ~100% for B1 and B2. For B3, it will be 50% assuming starting state to be “weakly not taken”

Global history

- One issue with 2-bit predictor is its complete reliance on history of the branch only. It does not consider the code path followed before reaching the branch.

```
If (a > b) // B1
```

```
    a = a << 2;
```

```
else
```

```
    a = a << 3 - 1;
```

```
If (a & 0x1) // B2
```

```
    b = a + b;
```

Global history

- One issue with 2-bit predictor is its complete reliance on history of the branch only. It does not consider the code path followed before reaching the branch.

```
If (a > b) // B1
```

```
    a = a << 2;
```

```
else
```


```
    a = a << 3 - 1;
```

```
If (a & 0x1) // B2
```

```
    b = a + b;
```


- In the above example, **B2** is taken only if **B1** is not taken. Branch predictor should use this knowledge somehow to improve prediction accuracy.

Two-level predictor



- For a single branch, there can be 2^M entries
- Each entry maintains local history using N bits (N=2 for a two bit predictor)
- Other advantages?

Two-level predictor



- For a single branch, there can be 2^M entries (M-bit global history)
- Each entry maintains local history using N bits (N=2 for a two bit predictor)
- Other advantages? Global history $\rightarrow$ Execution Flow $\rightarrow$ Target of indirect jumps

Tournament predictor

- 2-Level predictor uses extra bits to maintain state
- Example: To maintain 16K entries for 2-bit branch predictor with 3-bits of global history consumes 8x more bits compared to a simple 2-bit branch predictor

Tournament predictor

- 2-Level predictor uses extra bits to maintain state
 - Example: To maintain 16K entries for 2-bit branch predictor with 3-bits of global history consumes 8x more bits compared to a simple 2-bit branch predictor
-
- Basis: Local history is sufficient for many branches. Global history requires extra space and therefore should be used only for branches influenced by global history.
 - Additional circuits may be used to select local, global or combination of local and global for branch prediction
 - Choice of the predictor can be based on the historical accuracy of the predictors (using saturation counters)


Other type of branches

- Indirect branches
 - Commonly used in object oriented programming languages
 - PIE code generation also uses indirect branches
 - Typically unconditional jumps $\Rightarrow$ Branch target to be predicted
- Execution flow can be used to capture the history of branches (global history can be useful in this case to certain extent)

Other type of branches

- Indirect branches
 - Commonly used in object oriented programming languages
 - PIE code generation also uses indirect branches
 - Typically unconditional jumps $\Rightarrow$ Branch target to be predicted
- Execution flow can be used to capture the history of branches (global history can be useful in this case to certain extent)
- Return from function
 - Unconditional jumps
 - Return address can be known (at the time of call)
- Return address is pushed onto a stack (on call) and used as the branch target address

Intel Branch Predictors



Local Predictor

- Local Patterns

Global Predictor


- Global Patterns

Loop-exit Predictor


- Dynamic loop count

- Loop-exit predictor: Maintain history of loop execution iterations, helps for small count loops
- Best prediction is used, based on prediction accuracy
- Separate prediction units for return address and indirect branch targets
- Why not use ML? “Dynamic branch prediction with perceptrons, Jimenez et al., HPCA 2001”

Tomasulo's design (recap)




Speculative execution



- Instructions are executed speculatively out-of-order maintaining the data dependencies
- Architectural visible state is updated only during instruction commit
- All commits happen in program execution order $\Rightarrow$ Require some form of ordering (queue like DS)

Speculative execution



- Instructions are executed speculatively out-of-order maintaining the data dependencies
- Architectural visible state is updated only during instruction commit
- All commits happen in program execution order $\Rightarrow$ Require some form of ordering (queue like DS)
- On a branch misprediction or exception, only the instructions before the branch/exception are committed; speculative execution states are flushed; instruction fetch from the new PC

Reorder Buffer (ROB)


ROB						
	ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	PC, Type and Other control
loop: add r1,r2,r4	1	r1	#R1	Y	N	Complete loop,ALU
BB1: sub r5,r1,r7	2	r5	-	N	N	Ex (ALU) BB1,ALU
BB2: sw r5,100(r3)	3	100+r3	-	N	N	Ex (RAW) BB2,ST
BB3: or r7,r8,r9	4	r7	#R7	Y	N	Complete BB3,ALU
chk: beq r5,r7,#loop	5	-	#loop	N	N	Ex (RAW) chk,BR
	6					
	7					

Commit



- Each entry in the ROB corresponds to one instruction $\Rightarrow$ Window is determined by ROB size
- ROB entry contains the status of the destination register and information regarding the instruction
- If the the destination is ready, all subsequent instructions can get their source operand from the ROB
- RF or memory store delayed till instruction commits!

Tomasulo + ROB



Tomasulo + ROB Algorithm

- Issue
 - Issue the instruction if both RS and ROB has free slots, stall otherwise
 - Send the operands to RS from register table (if valid) or from ROB (if ready)
 - If any operand is not ready in ROB, use the ROB entry ID as the tag in RS

Tomasulo + ROB Algorithm

- Issue
 - Issue the instruction if both RS and ROB has free slots, stall otherwise
 - Send the operands to RS from register table (if valid) or from ROB (if ready)
 - If any operand is not ready in ROB, use the ROB entry ID as the tag in RS
- Execute
 - If operands are available, the FU starts execution (multiple instructions can be ready)
 - For load and store, the address unit is used to calculate the effective address

Tomasulo + ROB Algorithm

- Issue
 - Issue the instruction if both RS and ROB has free slots, stall otherwise
 - Send the operands to RS from register table (if valid) or from ROB (if ready)
 - If any operand is not ready in ROB, use the ROB entry ID as the tag in RS
- Execute
 - If operands are available, the FU starts execution (multiple instructions can be ready)
 - For load and store, the address unit is used to calculate the effective address
- Write result
 - When a FU finishes execution, it broadcasts the ROB entry tag and value in the CDB.
 - ROB and RS compare the tag and update the stored value with the broadcasted value

Tomasulo + ROB Algorithm

- Issue
 - Issue the instruction if both RS and ROB has free slots, stall otherwise
 - Send the operands to RS from register table (if valid) or from ROB (if ready)
 - If any operand is not ready in ROB, use the ROB entry ID as the tag in RS
- Execute
 - If operands are available, the FU starts execution (multiple instructions can be ready)
 - For load and store, the address unit is used to calculate the effective address
- Write result
 - When a FU finishes execution, it broadcasts the ROB entry tag and value in the CDB.
 - ROB and RS compare the tag and update the stored value with the broadcasted value
- Commit (from the head of ROB)
 - For normal (non-speculative) instruction, register table or memory (for ST) is updated
 - When a branch instruction with misprediction commits, speculative insts are flushed

Load and Store Handling

- Store
 - Store instructions need to be committed in program order; hence ROB should handle (or be involved in) the commit after address calculation
 - Two step execution: 1) EA calculation in address unit 2) Store commit (memory write)
 - For the second step, if the value is not available in RAT, the value should have the ROB# tag of the instruction producing the data to be written (need special checks)

Load and Store Handling

- Store
 - Store instructions need to be committed in program order; hence ROB should handle (or be involved in) the commit after address calculation
 - Two step execution: 1) EA calculation in address unit 2) Store commit (memory write)
 - For the second step, if the value is not available in RAT, the value should have the ROB# tag of the instruction producing the data to be written (need special checks)
- Load
 - Two steps are handled by address unit and load buffer; committed (register write) when instruction reaches ROB head
 - RAW dependance handling between Load and Stores are similar to Tomasulo
 - Address calculation is ordered
 - Stall the load after EA step if a store with overlapping address is in the ROB

Example

I1: lD f6,34(r2)

I2: lD f2,45(r3)

I3: mulD f0,f2,f4

I4: subD f8,f6,f2

I5: divD f10,f0,f6

I6: addD f6,f8,f2

- 3 FP Add/Sub, 2 FP Mul/Div
- Execution time in cycles: Integer Op = 1, FP add = 2, FP multiply = 10 and FP divide = 40

Example: Cycle 0

Inst	Dst	Value	State

ROB

				I1
--	--	--	--	----

Instruction Queue

- I1: lD f6,34(r2)
- I2: lD f2,45(r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

AU	Tag	Operands
Ad		

Load Buff	Tag	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0			
f2			
f4			
f6			
f8			
f10			

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1	0					
M2	0					
A1	0					
A2	0					

Initially, all RS and ROB are empty.
Assuming two load buffers, one addr. unit

Tracking usage of reservation stations, ROB not shown

Example: Cycle 1

Inst	Dst	Value	State
I1	f6	INV	Issue

ROB

AU	ROB#	Operands
Ad	1	r2 , imm

Load Buff	ROB#	Address
1	1	INVAL
2		

RAT

Reg	ROB#	Value	Valid
f0			1
f2			1
f4			1
f6	1	-	0
f8			1
f10			1

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1	0					
M2	0					
A1	0					
A2	0					

I1 issued, f6 tag in RAT = ROB #1

Load buffer entry (L1) is locked

EA becomes valid in the next CC

			I2	I1
--	--	--	----	----

Instruction Queue

- I1: lD f6,34 (r2)
- I2: lD f2,45 (r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

Example: Cycle 2

Inst	Dst	Value	State
I1	f6	INV	Ex (AU)
I2	f2	INV	Issue

ROB

		I3	I2	I1
--	--	----	----	----

Instruction Queue

AU	ROB#	Operands
Ad	2	r2 , imm

Load Buff	ROB#	Address
1	1	r2+34
2	2	INVAL

RAT

Reg	ROB#	Value	Valid
f0		FO	1
f2	2	F2	0
f4		F4	1
f6	1	F6	0
f8		F8	1
f10		F10	1

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1	0					
M2	0					
A1	0					
A2	0					

I2 issued, f2 tag updated in RAT

First load (I1) is ready for MU

MU will load in the next CC

I1: ld f6,34(r2)

I2: ld f2,45(r3)

I3: mulD f0,f2,f4

I4: subD f8,f6,f2

I5: divD f10,f0,f6

I6: addD f6,f8,f2

Example: Cycle 3

Inst	Dst	Value	State
I1	f6	INV	Mem
I2	f2	INV	Ex (AU)
I3	f0	INV	Issue

ROB

	I4	I3	I2	I1
--	----	----	----	----

Instruction Queue

AU	ROB#	Operands

Load Buff	ROB#	Address
1	1	r2+34
2	2	r3+45

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	2	F2	0
f4		F4	1
f6	1	F6	0
f8		F8	1
f10		F10	1

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	0	2	-	1	-	F4
M2	0					
A1	0					
A2	0					

I1 finished loading from memory unit. Result will be broadcasted in the next CC

Second load (I2) is ready for MU

I3 issued, op-B (f4) is copied, op-A (f2) points to ROB #2

I1: ld f6,34(r2)

I2: ld f2,45(r3)

I3: mulD f0,f2,f4

I4: subD f8,f6,f2

I5: divD f10,f0,f6

I6: addD f6,f8,f2

Example: Cycle 4

Inst	Dst	Value	State
I1	f6	IF6	WrRes
I2	f2	INV	Mem
I3	f0	INV	Ex (M1)
I4	f8	INV	Issue

ROB

I5	I4	I3	I2	I1
----	----	----	----	----

Instruction Queue

AU	ROB#	Operands

Load Buff	ROB#	Address
2	2	r3+45

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	2	F2	0
f4		F4	1
f6	1	F6	0
f8	4	F8	0
f10		F10	1

I1: ld f6,34(r2)
I2: ld f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	0	2	-	1	-	F4
M2	0					
A1(4)	1	-	IF6	0	2	-
A2	0					

I1 writes result i.e., loaded value broadcasted over CDB, tag match and value updation in ROB and RS

Second load (I2) data is loaded

I4 issued, op-A becomes available in the next CC and op-B (f2) is not ready yet

Example: Cycle 5

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	WrRes
I3	f0	INV	Ex (M1)
I4	f8	INV	Ex (A1)
I5	f10	INV	Issue

ROB

I6	I5	I4	I3	I2
----	----	----	----	----

Instruction Queue

I1: ld f6,34(r2)
I2: ld f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	F0	0
f2	2	F2	0
f4		F4	1
f6	-	IF6	1
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	0	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1(4)	1	-	IF6	0	2	IF2
A2	0					

Loaded value (I2) is broadcasted over CDB in this cycle. I3 and I4 RS entries updated and ready in next CC

I5 issued, op-A is not ready (ROB#3), op-B (f6) is copied

I1 commits, updates RAT

Example: Cycle 6

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r9	Ex (M1)
I4	f8	INV-r1	Ex (A1)
I5	f10	INV	Ex (M2)
I6	f6	INV	Issue

ROB

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1(4)	1	-	IF6	1	2	IF2
A2(6)	0	4	-	1	-	IF2

I3 and I4 start execution during this cycle (r* shows remaining)

I6 issued, op-A is not ready (ROB #4), op-B (f2) is copied to RS

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

- I1: 1D f6,34 (r2)
- I2: 1D f2,45 (r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

Example: Cycle 7

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r8	Ex (M1)
I4	f8	INV-r0	Ex (A1)
I5	f10	INV	Ex (M2)
I6	f6	INV	Ex (A2)

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

- I1: 1D f6,34 (r2)
- I2: 1D f2,45 (r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	F0	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1(4)	1	-	IF6	1	2	IF2
A2(6)	0	4	-	1	-	IF2

I4 finish execution in the cycle
(ROB entry tag 4)

Example: Cycle 8

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r7	Ex (M1)
I4	f8	SF8	WrRes
I5	f10	INV	Ex (M2)
I6	f6	INV	Ex (A2)

ROB

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1(4)	1	-	IF6	1	2	IF2
A2(6)	0	4	SF8	1	-	IF2

I4 broadcasts the result (SF8) with ROB# tag = 4 over the CDB. The values of matching tag in RS and ROB updated in this CC.

I6 will start execution next cycle

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

- I1: 1D f6,34(r2)
- I2: 1D f2,45(r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

Example: Cycle 9

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r6	Ex (M1)
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	INV-r1	Ex (A2)

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

```
I1: 1D f6,34(r2)
I2: 1D f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2
```

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1	0					
A2(6)	1	-	SF8	1	-	IF2

I6 starts execution in this CC

I4 can not be committed

Example: Cycle 10

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r5	Ex (M1)
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	INV-r0	Ex (A2)

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

I1: 1D f6,34(r2)
I2: 1D f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1	0					
A2(6)	1	-	SF8	1	-	IF2

Example: Cycle 11

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r4	Ex (M1)
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	AF6	WrRes

ROB

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1	0					
A2(6)	1	-	SF8	1	-	IF2

Result of I6 (AF6) broadcasted over CDB with ROB #6. ROB updated.

- I1: 1D f6,34(r2)
- I2: 1D f2,45(r3)
- I3: mulD f0,f2,f4
- I4: subD f8,f6,f2
- I5: divD f10,f0,f6
- I6: addD f6,f8,f2

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

Example: Cycle 12

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r3	Ex (M1)
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	AF6	Done

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

I1: 1D f6,34(r2)
I2: 1D f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1	0					
A2	0					

I3 is still in execution, I5 still waiting in the RS

I6 can not be committed

Example: Cycle 15

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	INV-r0	Ex (M1)
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	AF6	Done

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

I1: 1D f6,34(r2)
I2: 1D f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	-	1	-	IF6
A1	0					
A2	0					

I3 finishes execution

Example: Cycle 16

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	MF0	WrRes
I4	f8	SF8	Done
I5	f10	INV	Ex (M2)
I6	f6	AF6	Done

ROB

	I6	I5	I4	I3
--	----	----	----	----

Instruction Queue

I1: 1D f6,34 (r2)
I2: 1D f2,45 (r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

AU	ROB#	Operands

Load Buff	ROB#	Address
1		
2		

RAT

Reg	ROB#	Value	Valid
f0	3	FO	0
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

RS

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1(3)	1	2	IF2	1	-	F4
M2(5)	0	3	MF0	1	-	IF6
A1	0					
A2	0					

Results from M1 (MF0) is broadcasted over the CDB with ROB #3. ROB and RS are updated in this CC

Example: Cycle 17 (commit width = 1)

RS

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	MF0	CMT (17)
I4	f8	SF8	Done
I5	f10	INV-r39	Ex (M2)
I6	f6	AF6	Done

ROB

AU	ROB#	Operands
Load Buff	ROB#	Address
1		
2		

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1	0					
M2(5)	0	3	MF0	1	-	IF6
A1	0					
A2	0					

RAT

Reg	ROB#	Value	Valid
f0	-	MF0	1
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	4	F8	0
f10	5	F10	0

If commit width = 1, only one instruction can be committed.

#of WR ports in the RF depends on the commit width

		I6	I5	I4
--	--	----	----	----

Instruction Queue

I1: 1D f6,34(r2)
I2: 1D f2,45(r3)
I3: mulD f0,f2,f4
I4: subD f8,f6,f2
I5: divD f10,f0,f6
I6: addD f6,f8,f2

Example: Cycle 17 (commit width > 1)

RS

Inst	Dst	Value	State
I1	f6	IF6	CMT (5)
I2	f2	IF2	CMT (6)
I3	f0	MF0	CMT (17)
I4	f8	SF8	CMT (17)
I5	f10	INV-r39	Ex (M2)
I6	f6	AF6	Done

ROB

AU	ROB#	Operands
Load Buff	ROB#	Address
1		
2		

RSID	A_Valid	A_T	A_Val	B_Valid	B_T	B_Val
M1	0					
M2(5)	0	3	MF0	1	-	IF6
A1	0					
A2	0					

RAT

Reg	ROB#	Value	Valid
f0	-	MF0	1
f2	-	IF2	1
f4		F4	1
f6	6	IF6	0
f8	-	SF8	1
f10	5	F10	0

If commit width >=2, both I3 and I4 can commit in the same cycle

With ROB, Tomasulo can perform speculative execution and support precise exception

			I6	I5
--	--	--	----	----

Instruction Queue

```
I1: lD f6, 34(r2)
I2: lD f2, 45(r3)
I3: mulD f0, f2, f4
I4: subD f8, f6, f2
I5: divD f10, f0, f6
I6: addD f6, f8, f2
```

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
```

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex (ALU)	BB1,ALU
3	100+r3	-	N	N	Ex (RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#loop	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	-	N	N	Ex (ALU)	BB1,ALU

- Assuming the branch predictor predicts “taken”, what will be the value of r1 at the ALU while executing the “sub” instruction (ROB entry #7)?

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
```

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex (ALU)	BB1,ALU
3	100+r3	-	N	N	Ex (RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#loop	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	-	N	N	Ex (ALU)	BB1,ALU

- Assuming the branch predictor predicts “taken”, what will be the value of r1 at the ALU while executing the “sub” instruction? #R12

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
```

Assume correct branch prediction (taken). With in-order commit, will there be any issues?

ROB						
ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex (FU)	BB1,ALU
3	100+r3	-	N	N	Ex (RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#loop	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	{#R52}	Y	N	Complete	BB2,ST

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
```

Assume correct branch prediction (taken). With in-order commit, will there be any issues?

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex(FU)	BB1,ALU
3	100+r3	-	N	N	Ex(RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#loop	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	{#R52}	Y	N	Complete	BB2,ST

- When BB1 (ROB #2) completes and forwards result in the bypass network, BB2(ROB #3) should use that value (not #R52 from ROB #7). Why not? What is the fix?

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
```

Assume correct branch prediction (taken). With in-order commit, will there be any issues?

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex (FU)	BB1,ALU
3	100+r3	-	N	N	Ex (RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#loop	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	{#R52}	Y	N	Complete	BB2,ST

- When BB1 (ROB #2) completes and forwards the result in the bypass network, BB2(ROB #3) should use that value (not #R52!). The first store (ROB #3) should store the result sub instruction (speculative mode correctness). ROB entry for ST maintain additional tag (ROB#) to update the value to be stored

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
FP1:  addD f1,f2,f3
... ..
```

Assume branch misprediction (actually not taken). What will be the status of the ROB?

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex(FU)	BB1,ALU
3	100+r3	-	N	N	Ex(RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	-	N	N	!Resolve	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	{#R52}	Y	N	Complete	BB2,ST

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
FP1:  addD f1,f2,f3
... ..
```

Assume branch misprediction (actually not taken). What will be the status of the ROB?

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex(FU)	BB1,ALU
3	100+r3	-	N	N	Ex(RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#FP1	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	#R52	Y	N	Complete	BB2,ST
9	f1	-	N	N	Ex(FU)	FP1,FP

- All instructions executing speculatively will be discarded, How and When?

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
FP1:  addD f1,f2,f3
... ..
```

Assume branch misprediction
(actually not taken). What will
be the status of the ROB?

ROB

ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex (FU)	BB1,ALU
3	100+r3	-	N	N	Ex (RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#FP1	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	#R52	Y	N	Complete	BB2,ST
9	f1	-	N	N	Ex (FU)	FP1,FP

- All instructions executing speculatively will be discarded, How and When?
- Discarding right-away does not yield a lot of benefits if we do not free RS and ROB

ROB: Hypothetical Scenario

```
loop: add r1,r2,r4
BB1:  sub r5,r1,r7
BB2:  sw  r5,100(r3)
BB3:  or  r7,r8,r9
chk:  beq r5,r7,#loop
FP1:  addD f1,f2,f3
... ..
```


Assume branch misprediction
(actually not taken). What will
be the status of the ROB?

ROB


ID#	Destination (Reg/MAddr)	Value (Reg/Mem)	Ready	Exception	Status	PC, Type and Other control
1	r1	#R11	Y	N	Complete	loop,ALU
2	r5	-	N	N	Ex(FU)	BB1,ALU
3	100+r3	-	N	N	Ex(RAW)	BB2,ST
4	r7	#R7	Y	N	Complete	BB3,ALU
5	-	#FP1	Y	N	Complete	chk,BR
6	r1	#R12	Y	N	Complete	loop,ALU
7	r5	#R52	Y	N	Complete	BB1,ALU
8	100+r3	#R52	Y	N	Complete	BB2,ST
9	f1	-	N	N	Ex(FU)	FP1,FP

- Discarding right-away does not yield a lot of benefits if we do not free RS and ROB
- Maintain information about speculative instructions, squash them when the branch inst. commits

Speculative execution with multi-issue




Speculative execution with multi-issue



- Instruction fetch should not become a bottleneck, increased fetch width + branch aware inst. fetch
- Complex issue logic to accomplish multiple instruction issue in the same cycle
- Issue independent instructions (catch: program execution need to progress i.e., in-order commit)

Integrated fetch unit



- Instruction fetch can be a multi-cycle operation
- Fetch address is determined by looking up the current PC in the BTB
- If the PC is present in the BTB and branch is predicted (taken), IF address becomes the predicted PC value
- IFU can be part of the L1 inst. cache
- Additional techniques like instruction prefetching can be incorporated so that IF does not become a bottleneck

Multiple issue challenges

- Issuing multiple instructions in one clock cycle
- Checking dependencies across instructions in the same batch of issue

Multiple issue challenges

- Issuing multiple instructions in one clock cycle
- Possible solutions
 - Performing all operations to issue more than one instruction in one cycle is challenging
 - Widening the issue logic can address this to a certain extent
 - Pipelining the issue logic (more than one stage)
- Checking dependencies across instructions in the same batch of issue


Multiple issue challenges

- Issuing multiple instructions in one clock cycle
- Possible solutions
 - Performing all operations to issue more than one instruction in one cycle is challenging
 - Widening the issue logic can address this to a certain extent
 - Pipelining the issue logic (more than one stage)
- Checking dependencies across instructions in the same batch of issue
- Possible solution (1)
 - Assign resources (ROB and RS) to instructions in the issue bundle (till possible)
 - Check and update the RS operands to the ROB entry for each dependent instruction

Multiple issue challenges

- Issuing multiple instructions in one clock cycle
- Possible solutions
 - Performing all operations to issue more than one instruction in one cycle is challenging
 - Widening the issue logic can address this to a certain extent
 - Pipelining the issue logic (more than one stage)
- Checking dependencies across instructions in the same batch of issue
- Possible solution (1)
 - Assign resources (ROB and RS) to instructions in the issue bundle (till possible)
 - Check and update the RS operands to the ROB entry for each dependent instruction
- Possible solution (2)
 - Use a dispatch queue to hold decoded instructions (ROB booked)
 - Issue instructions based on dependency and FU availability

Speculative execution with multi-issue



- More write ports are required in the physical register file

Example

```
loop:  lw r2,0(r1)
      addiu r2,r2,#1
      sw r2,0(r1)
      addiu r1,r1,#8
      bne r2,r3,loop
```

- Simple program to increment an array (r1 = base, r3=end)
- Assume each FU consumes *one cycle*
- What is the execution behavior with a speculative superscalar processor with issue width = 2 and commit width = 2

Example

Iteration	Instruction	Issue	Execution	Memory	WriteRes	Commit
1	lw r2,0(r1)	1	2	3	4	5
1	addiu r2,r2,#1	1	5		6	7

Wait for lw to write result

Example

Iteration	Instruction	Issue	Execution	Memory	WriteRes	Commit
1	lw r2,0(r1)	1	2	3	4	5
1	addiu r2,r2,#1	1	5		6	7
1	sw r2,0(r1)	2	3			7
1	addiu r1,r1,#8	2	3		4	8

Wait for lw to write result

Wait for r2 (addiu)

Can commit after sw

Example

Iteration	Instruction	Issue	Execution	Memory	WriteRes	Commit
1	lw r2,0(r1)	1	2	3	4	5
1	addiu r2,r2,#1	1	5		6	7
1	sw r2,0(r1)	2	3			7
1	addiu r1,r1,#8	2	3		4	8
1	bne r2,r3,loop	3	7			8

Wait for lw to write result

Wait for r2 (addiu)

Can commit after sw

Issue a single branch

Example

Iteration	Instruction	Issue	Execution	Memory	WriteRes	Commit
1	lw r2,0(r1)	1	2	3	4	5
1	addiu r2,r2,#1	1	5		6	7
1	sw r2,0(r1)	2	3			7
1	addiu r1,r1,#8	2	3		4	8
1	bne r2,r3,loop	3	7			8
2	lw r2,0(r1)	4	5	6	7	9
2	addiu r2,r2,#1	4	8		9	10

Wait for lw to write result

Wait for r2 (addiu)

Can commit after sw

Issue a single branch

CC5, r1 available

Wait for lw to write result

Example

Iteration	Instruction	Issue	Execution	Memory	WriteRes	Commit
1	lw r2,0(r1)	1	2	3	4	5
1	addiu r2,r2,#1	1	5		6	7
1	sw r2,0(r1)	2	3			7
1	addiu r1,r1,#8	2	3		4	8
1	bne r2,r3,loop	3	7			8
2	lw r2,0(r1)	4	5	6	7	9
2	addiu r2,r2,#1	4	8		9	10
2	sw r2,0(r1)	5	6			10
3	addiu r1,r1,#8	5	6		7	11

Wait for lw to write result

Wait for r2 (addiu)

Can commit after sw

Issue a single branch

CC5, r1 available

Wait for lw to write result

Wait for r2 (addiu)

Can commit after sw




Figure 4: Pentium[®] 4 processor microarchitecture