


Flush based cache attacks

- * Usage of cblush. cblush (virtual address)
- * Cblush flushes (invalidates) cache line corresponding to the virtual address from all levels of caches and from all the cores.

*



* Strengths:-

- highly precise & fine-grained
- (i) works at all the levels of caches
 - (ii) Independent of inclusivity, cache size, block size, replacement policy
 - (iii) cblush is not a privileged instruction.

* Weakness

(i) demands page sharing. cblush won't be effective if the address space is not shared.

by Gogo & Gollu.

(ii) Limited applicability & limited scope.

* Flush + Reload protocol for covert & side channel attacks

Covert channel protocol:-

	Gogo	Gollu	
T1	Clbush(x)		
T2		LOAD(x)	Higher load latency "1" (Cache Miss)
T3		
T4		LOAD(x)	Lower load latency "0" (Cache hit)

T1 to T4: Temporal order

Side channel Protocol

	Gogo	Gollu	
T1:	Clbush(x)		
T2:	Reload(x)		<p>hit, lower access latency, Gollu has accessed it in between T1 & T2</p> <p>Miss, higher access latency, Gollu has not accessed it.</p>

Mitigation of Flush+Reload Attack

Still an open problem. want to exploit the same for your RA1 😊

Some of the points of interest

- (i) Time gap between Flush & Reload (0 cycles, ∞ cycles)
- (ii) how to bind the actual/ideal time gap? if you can't find it, repeat the steps without gap.
- (iii) What if there are multiple processes/threads running that are sharing the same address space (e.g. library)?
- (iv) How do you find the effectiveness of an attack?

Covert channel: Accuracy & Bandwidth

20 bits
out of 100 bits at a rate of
2 KB/sec.

Side channel: TPR (True positive rate)

Attacker thinks victim has accessed

victim has accessed

(Higher the better)

