

# Lecture-8 (Exceptions)

## CS422-Spring 2018

---

**Biswa@cse-IITK**



# Problems with Pipelining

- **Exception:** An unusual event happens to an instruction during its execution
  - Examples: divide by zero, undefined opcode
- **Interrupt:** Hardware signal to switch the processor to a new instruction stream
  - Example: a sound card interrupts when it needs more audio output samples (an audio “click” happens if it is left waiting)
- **Problem:** It must appear that the exception or interrupt must appear between 2 instructions ( $I_i$  and  $I_{i+1}$ )
  - The effect of all instructions up to and including  $I_i$  is totaling complete
  - No effect of any instruction after  $I_i$  can take place
- The interrupt (exception) handler either aborts program or restarts at instruction  $I_{i+1}$

# World of Faults, Traps, interrupts, aborts (Piazza +1)

- SYNC Interrupts (Exceptions)

Faults

Traps


- ASYNC Interrupts

Actual interrupts


Others:

ABORTS


# Interrupts




# Traps




# Faults



# Aborts



# Interrupts: altering the normal flow of control



*An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.*



# Causes

- Asynchronous: an *external event*
  - input/output device service-request
  - timer expiration
  - power disruptions, hardware failure
- Synchronous: an *internal event (a.k.a. traps or exceptions)*
  - undefined opcode, privileged instruction
  - arithmetic overflow, FPU exception
  - misaligned memory access
  - *virtual memory exceptions*: page faults, TLB misses, protection violations
  - system calls, e.g., jumps into kernel

# In General

- An I/O device requests attention by asserting one of the *prioritized interrupt request lines*
- When the processor decides to process the interrupt
  - It stops the current program at instruction  $I_i$ , completing all the instructions up to  $I_{i-1}$  (*precise interrupt*)
  - It saves the PC of instruction  $I_i$  in a special register (EPC)
  - It disables interrupts and transfers control to a designated interrupt handler running in the kernel mode


# Interrupt Handler

- Saves EPC before enabling interrupts to allow nested interrupts
  - need an instruction to move EPC into GPRs
  - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a *status register* that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (*return-from-exception*) which
  - enables interrupts
  - restores the processor to the user mode
  - restores hardware status and control state

# Syn. Interrupts


- A synchronous interrupt (exception) is caused by a *particular instruction*
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
  - requires undoing the effect of one or more partially executed instructions
- In the case of a system call trap, the instruction is considered to have been completed
  - a special jump instruction involving a change to privileged kernel mode

# Exception Handling



- When do we stop the pipeline for precise interrupts or exceptions?
- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?

# Exception Handling



# Exception Handling

- Hold exception flags in pipeline until commit point for instructions that will be killed (M stage)
- Exceptions in earlier pipe stages override later exceptions *for a given instruction*
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

# Pipelining In a Nutshell

- Single-cycle instruction execution and its limitations
- 5-stage pipeline implementation
- Hazards
- Bubble, flush, stall, squash
- Performance with pipelining
- Branch delay slots, stalls with branches
- Exceptions, Interrupts, sync/async, faults, traps
- Precise/imprecise