
# Lecture-16 (Cache Replacement Policies) CS422-Spring 2018






## From SPEC92 – Miss rate: Still Applicable Today



# 2:1 Cache Rule (Why? Piazza +1, Before Next Lecture)

miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2



# Cache Replacement-101

- Think of each block in a set having a "priority"
  - Indicating how important it is to keep the block in the cache
- Key issue: How do you determine/adjust block priorities?
- There are three key decisions in a set:
  - Insertion, promotion, eviction (replacement)
- Insertion: What happens to priorities on a cache fill?
  - Where to insert the incoming block, whether or not to insert the block
- Promotion: What happens to priorities on a cache hit?
  - Whether and how to change block priority
- Eviction/replacement: What happens to priorities on a cache miss?
  - Which block to evict and how to adjust priorities

# Eviction (Replacement) Policy?

- Which block in the set to replace on a cache miss?
  - Any invalid block first
  - If all are valid, consult the replacement policy
    - Random
    - FIFO
    - Least recently used (how to implement?)
    - Not most recently used
    - Least frequently used?
    - Least costly to re-fetch?
      - Why would memory accesses have different cost?
    - Hybrid replacement policies
    - Optimal replacement policy?


# Belady

- Belady's OPT
  - Replace the block that is going to be referenced furthest in the future by the program
  - Belady, "A study of replacement algorithms for a virtualstorage computer," IBM Systems Journal, 1966.
  - How do we implement this? Simulate?
- Is this optimal for minimizing miss rate?
- Is this optimal for minimizing execution time?
  - No. Cache miss latency/cost varies from block to block!
  - Two reasons: Remote vs. local caches and miss overlapping
  - Qureshi et al. "A Case for MLP-Aware Cache Replacement," ISCA 2006.


# Our Goal: To minimize off-chip DRAM accesses

## LRU - 101

Cache Eviction Policy: On a miss (block *i*), which block to evict (replace) ?



**Cache Insertion Policy: New block** *i* **inserted into MRU.** 



Cache Promotion Policy: On a future hit (block i), promote to MRU

#### LRU causes thrashing when working set > cache size

### Access Patterns


Recency friendly 
$$(a_1, a_2, ..., a_k, a_{k-1}, ..., a_2, a_1)^N$$

Thrashing 
$$(a_1, a_2, \dots, a_k)^N$$
 [k > cache size]

Streaming  $(a_1, a_2, \dots, a_\infty)^N$ 

#### **Combination of above three**

# Types of Workloads – 4MB cache



# Limitations of LRU

LRU exploits temporal locality

Streaming data (a<sub>1</sub>, a<sub>2</sub>, a<sub>3</sub>,....a<sub>∞</sub>): No temporal locality, No temporal reuse

**Thrashing data (a**<sub>1</sub>, a<sub>2</sub>, a<sub>3</sub>,...,a<sub>n</sub>) [n>c] Temporal locality exists. However, LRU fails to capture. **Bimodal Insertion Policy** 

if (rand() < ε) ε=1/16,1/32,1/64
Insert at MRU position;
else
Insert at LRU position:


For small ε: BIP retains thrashing protection of LRU insertion policy.

Infrequently insert lines in MRU position


# Dynamic Insertion Policy – Multicore:+2 in Piazza

SDM – Set Dueling monitors

PSEL – n-bit saturating counters for deciding a policy




# Still Miles to Go




References to non-temporal data (*scans*) discards frequently referenced working set


# Still Miles to Go




Recurring *scans (bursts of non-temporal data)* → Preserve frequently referenced working set in the cache



RRIP – ISCA '10



**RRP:** Re-reference prediction



Static RRIP (Single core) and Thread-Aware Dynamic RRIP (SRRIP+BRRIP, multi-core, based on SDMs).

### DRRIP

