

# Lecture-11 (Dynamic Scheduling)

## CS422-Spring 2018

---


Biswa@CSE-IITK



# How to Make CPI closer to One

- Let's assume full pipelining:
  - If we have a 4-cycle *latency*, then we need 3 instructions between a producing instruction and its use:

multf \$F0,\$F2,\$F4  
delay-1  
delay-2  
delay-3  
addf \$F6,\$F10,\$F0



# Where Are Stalls?

```
Loop: LD    F0,0(R1) ;F0=vector element
      ADDD  F4,F0,F2 ;add scalar from F2
      SD    0(R1),F4 ;store result
      SUBI  R1,R1,8 ;decrement pointer 8B (DW)
      BNEZ  R1,Loop ;branch R1!=zero
      NOP               ;delayed branch slot
```

<i>Instruction producing result</i>	<i>Instruction using result</i>	<i>Execution Latency in clock cycles</i>	<i>Use Latency in clock cycles</i>
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	4	2
Load double	FP ALU op	2	1
Load double	Store double	2	0
Integer op	Integer op	1	0

- Where are the stalls?

# Rewrite The Code

```
1 Loop: LD      F0 ,0(R1)    ;F0=vector element  
2     stall  
3     ADDD  F4 ,F0 ,F2    ;add scalar in F2  
4     stall  
5     stall  
6     SD      0(R1) ,F4    ;store result  
7     SUBI   R1,R1,8     ;decrement pointer 8B (DW)  
8     BNEZ   R1,Loop     ;branch R1!=zero  
9     stall              ;delayed branch slot
```

<i>Instruction producing result</i>	<i>Instruction using result</i>	<i>Use Latency in clock cycles</i>
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

- **9 clocks: Rewrite code to minimize stalls?**

# Revised Loop

```
1 Loop: LD      F0 ,0 (R1)
2         stall
3 ADDD   F4 ,F0 ,F2
4 SUBI   R1 ,R1 ,8
5 BNEZ   R1 ,Loop    ;delayed branch
6 SD     8 (R1) ,F4  ;altered when move past SUBI
```

## Swap BNEZ and SD by changing address of SD

<i>Instruction producing result</i>	<i>Instruction using result</i>	<i>Use Latency in clock cycles</i>
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

6 clocks: Unroll loop 4 times code to make faster?

# Unroll It 4 times

```
1 Loop: LD    F0,0(R1)      1 cycle stall
2      ADDD   F4,F0,F2      2 cycles stall
3      SD     0(R1),F4      ;drop SUBI & BNEZ
4      LD     F6,-8(R1)
5      ADDD   F8,F6,F2
6      SD     -8(R1),F8      ;drop SUBI & BNEZ
7      LD     F10,-16(R1)
8      ADDD   F12,F10,F2
9      SD     -16(R1),F12      ;drop SUBI & BNEZ
10     LD     F14,-24(R1)
11     ADDD   F16,F14,F2
12     SD     -24(R1),F16
13     SUBI   R1,R1,#32      ;alter to 4*8
14     BNEZ   R1,LOOP
15     NOP
```

Rewrite loop to minimize stalls?

$15 + 4 \times (1+2) = 27$  clock cycles, or 6.8 per iteration  
Assumes R1 is multiple of 4

# Even Better?

## Unrolled Loop That Minimizes Stalls

```
1 Loop: LD      F0 , 0 (R1)
2      LD      F6 , -8 (R1)
3      LD      F10 , -16 (R1)
4      LD      F14 , -24 (R1)
5      AADD  F4 , F0 , F2
6      AADD  F8 , F6 , F2
7      AADD  F12 , F10 , F2
8      AADD  F16 , F14 , F2
9      SD      0 (R1) , F4
10     SD      -8 (R1) , F8
11     SD      -16 (R1) , F12
12     SUBI   R1 , R1 , #32
13     BNEZ   R1 , LOOP
14     SD      8 (R1) , F16      ; 8-32 = -24
```

*14 clock cycles, or 3.5 per iteration*

# When Safe to Unroll?

- Example: Where are data dependencies?  
(A,B,C distinct & nonoverlapping)

```
for (i=0; i<100; i=i+1) {  
    A[i+1] = A[i] + C[i]; /* S1 */  
    B[i+1] = B[i] + A[i+1]; /* S2 */  
}
```

1. S2 uses the value, A[i+1], computed by S1 in the same iteration.
2. S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] which is read in iteration i+1. The same is true of S2 for B[i] and B[i+1].

This is a “loop-carried dependence”: between iterations

- For our prior example, each iteration was distinct
  - In this case, iterations can't be executed in parallel, Right????

# Out-of-order + Dynamic Scheduling ?

- Pipelining: Tries to achieve CPI = 1
- Compiler scheduling minimizes the impacts of dependences.
- Hardware scheduling so far: In order execution  
Instructions after stall must wait even if independent.

Dynamic scheduling: Out of order execution

Hardware lookahead of blocked instructions

- Inorder, O3
- Inorder issue, O3 execute, Inorder completion

# Scoreboard

- Out-of-order execution divides ID stage:
  1. **Issue** - decode instructions, check for structural hazards
  2. **Read operands** - wait until no data hazards, then read operands (RAW)
  3. **Execute** - Execute instruction and notify scoreboard when done
  4. **Write** - Wait until earlier instructions read operands before writing to register file (WAR)
- Scoreboards date to CDC6600 in 1963
- Instructions execute whenever not dependent on previous instructions and no hazards.
- CDC 6600: In order issue, out-of-order execution, out-of-order commit (or completion)
  - No forwarding!
  - Imprecise interrupt/exception model for now

# Four Stages of Scoreboard Control - Details

- **Issue**—decode instructions & check for structural hazards (ID1)
  - Instructions issued in program order (for hazard checking)
  - Don't issue if **structural hazard**
  - Don't issue if instruction is **output dependent** on any previously issued but uncompleted instruction (no WAW hazards)
- **Read operands**—wait until no data hazards, then read operands (ID2)
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
  - **No forwarding of data** in this model!

# Four Stages of Scoreboard Control

- **Execution**—operate on operands (EX)
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.
- **Write result**—finish execution (WB)
  - Stall until no WAR hazards with previous instructions:

Example:


DIVD	F0,F2,F4
ADDD	F10,F0, <b>F8</b>
SUBD	<b>F8</b> ,F8,F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

# Three Parts of the Scoreboard

- **Instruction status:**  
Which of 4 steps the instruction is in
- **Functional unit status:**—Indicates the state of the functional unit (FU). 9 fields for each functional unit
  - Busy:** Indicates whether the unit is busy or not
  - Op:** Operation to perform in the unit (e.g., + or -)
  - Fi:** Destination register
  - Fj,Fk:** Source-register numbers
  - Qj,Qk:** Functional units producing source registers Fj, Fk
  - Rj,Rk:** Flags indicating when Fj, Fk are ready
- **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

# Possible Architecture



# Scoreboard Implications

- Out-of-order completion => WAR, WAW hazards ?
- Solutions for WAR:
  - Stall write-back until registers have been read
  - Read registers only during Read Operands stage
- Solution for WAW:
  - Detect hazard and stall issue of new instruction until other instruction completes
- No register renaming
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies between instructions that have already issued
- Scoreboard replaces ID, EX, WB with 4 stages

# Scoreboard Example

*Instruction status:*

Instruction	j	k	Read	Exec	Write
			Issue	Oper	Comp Result
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Integer: 1 cycle  
FP add: 2 cycles  
FP multiply: 10 cycles  
FP divide: 40 cycles

*Functional unit status:*

Time	Name	dest	S1	S2	FU	FU	Fj?	Fk?		
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU									

# Cycle 1

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Oper</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2			
LD	F2	45+	R3			
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	dest	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>		
		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	Load	F6		R2			Yes	
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock 1	F0	F2	F4	F6	F8	F10	F12	...	F30
	FU Integer								

# Cycle 2

*Instruction status:*

Instruction	j	k	Issue	Read Oper	Exec	Write
					Comp	Result
LD	F6	34+	R2	1	2	
LD	F2	45+	R3			
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	Integer							

• Issue 2nd LD?

Can't since integer unit is busy.

# Cycle 3

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Open</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3			
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU								

• Issue MULT?

• F2?

# Cycle 4

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>		Read	Exec	Write	
				Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

*Functional unit status:*

Time	Name	dest	S1	S2	FU	FU	Fj?	Fk?		
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU								

# Cycle 5

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5		
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?	
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3			Yes	
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Integer							

# Cycle 6

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?
		Busy	Op	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	Yes	Load	F2		R3			Yes
	Mult1	Yes	Mult	F0	F2	F4	Integer	No	Yes
	Mult2	No							
	Add	No							
	Divide	No							

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	Integer						

# Cycle 7

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

*Functional unit status:*

Time	Name	dest		<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	Yes	Load	F2		R3			No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No Yes
	Mult2	No							
	Add	Yes	Sub	F8	F6	F2	Integer	Yes	No
	Divide	No							

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	<i>FU</i>	Mult1	Integer			Add			

- Read multiply operands?

- LOAD is not done yet ☹

# Cycle 8 (1<sup>st</sup> half)

*Instruction status:*

Instruction	j	k	Issue	Read	Exec	Write
				Op	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4	6		
SUBD	F8	F6	F2	7		
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	Yes	Load	F2		R3			No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No
	Mult2	No							Yes
	Add	Yes	Sub	F8	F6	F2		Integer	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	Integer		Add	Divide			

**DIVD issues. MULT and SUBD. Both waiting for F2. LD #2 writes F2.**

# Cycle 8 (2<sup>nd</sup> Half)

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

*Functional unit status:*

Time	Name	dest		<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	No							
	Mult1	Yes	Mult	F0	F2	F4		Yes	Yes
	Mult2	No							
	Add	Yes	Sub	F8	F6	F2		Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	<i>FU</i>	<i>Mult1</i>		<i>Add</i>		<i>Divide</i>			

# Cycle 9

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Oper</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	Busy	dest		S1	S2	FU	FU	Fj?	Fk?
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Note → Remaining	Integer	No								
		Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2			Yes	Yes
		Yes	Div	F10	F0	F6	Mult1		No	Yes

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1		Add	Divide				

- Read operands for MULT & SUB? Issue ADDD?

# Cycle 10

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Op</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2			

*Functional unit status:*

Time	Name	Busy	dest	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
			<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	No							
9	Mult1	Yes	Mult	F0	F2	F4		No	No
	Mult2	No							
1	Add	Yes	Sub	F8	F6	F2		No	No
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	<i>FU</i>	Mult1			Add	Divide			

# Cycle 11

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Op</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2			

ADDD can't start because add unit is busy

*Functional unit status:*

Time	Name	Busy	dest	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>	
			<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
8	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
0	Add	Yes	Sub	F8	F6	F2		No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	<i>FU</i>	Mult1			Add	Divide			

# Cycle 12

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?	
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
7	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
	Add	No								
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1						Divide	

- **Read operands for DIVD?**

# Cycle 13

*Instruction status:*

Instruction	j	k	Issue	Read	Exec	Write
				Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11
DIVD	F10	F0	F6	8		12
ADDD	F6	F8	F2	13		

*Functional unit status:*

Time	Name	Busy	dest	S1	S2	FU	FU	Fj?	Fk?	
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
6	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
	Add	Yes	Add	F6	F8	F2		Yes	Yes	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1		Add		Divide			

# Cycle 14

*Instruction status:*

Instruction	j	k	Issue	Read	Exec	Write
				Op	Comp	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2	13	14	

*Functional unit status:*

Time	Name	Busy	dest	S1	S2	FU	FU	Fj?	Fk?	
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
5	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
2	Add	Yes	Add	F6	F8	F2		Yes	Yes	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1		Add		Divide			

# Cycle 15

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

*Functional unit status:*

Time	Name	dest		<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>	
		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
4	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
1	Add	Yes	Add	F6	F8	F2		No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15	<i>FU</i>	Mult1		Add		Divide			

# Cycle 16

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>		Read	Exec	Write	
				<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?	
		Busy	Op	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
3	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
0	Add	Yes	Add	F6	F8	F2		No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	Mult1		Add		Divide			

# Cycle 17

*Instruction status:*

Instruction	j	k		Read	Exec	Write	
				Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

**WAR Hazard!**

*Functional unit status:*

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
2	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			No	Yes

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	Mult1		Add		Divide			

- Why not write result of ADD???

# Cycle 18

**Instruction status:**

Instruction	j	k	Issue	Read	Exec	Write
				Op	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11
DIVD	F10	F0	F6	8		12
ADDD	F6	F8	F2	13	14	16

**Functional unit status:**

Time	Name	Busy	dest	S1	S2	FU	FU	Fj?	Fk?	
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
1	Mult1	Yes	Mult	F0	F2	F4		No	No	
	Mult2	No								
	Add	Yes	Add	F6	F8	F2		No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	Mult1		Add		Divide			

# Cycle 19

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

*Functional unit status:*

Time	Name	Busy	dest			<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
			<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>	
	Integer	No									
0	Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
	Add	Yes	Add	F6	F8	F2			No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
19	<i>FU</i>	Mult1			Add		Divide		

# Cycle 20

## *Instruction status:*

Instruction	j	k		Read	Exec	Write		
				Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2	13	14	16		

## *Functional unit status:*

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

## *Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
20	FU								
				Add		Divide			

# Cycle 21

## Instruction status:

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	

## Functional unit status:

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	No							
	Mult1	No							
	Mult2	No							
	Add	Yes	Add	F6	F8	F2		No	No
	Divide	Yes	Div	F10	F0	F6		Yes	Yes

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
21	FU			Add		Divide			

- WAR Hazard is now gone...

# Cycle 22

## *Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	Read	Exec	Write
				<i>Op</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	8
MULTD	F0	F2	F4	6	9	19
SUBD	F8	F6	F2	7	9	11
DIVD	F10	F0	F6	8	21	
ADDD	F6	F8	F2	13	14	16
						22

## *Functional unit status:*

Time	Name	dest	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>	
		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Integer	No							
	Mult1	No							
	Mult2	No							
	Add	No							
39	Divide	Yes	Div	F10	F0	F6		No	No

## *Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
22	<i>FU</i>	Divide							

# Cycle 61

**Instruction status:**

Instruction	j	k	Read Exec Write				
			Issue	Op	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

**Functional unit status:**

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?	
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6		No	No	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
61	FU								

Divide

# Cycle 62

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

*Functional unit status:*

Time	Name	dest		S1	S2	FU	FU	Fj?	Fk?	
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Register result status:*

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU								

- In-order issue; out-of-order execute & commit