Lecture-12 (Register Renaming+O3 wrap up) CS422-Spring 2020





All in One

T1->R1, T5-> R1 when commit







The Complete Picture: From The Beginning (All inorder)



In-order Fetch, Issue, O3 Execution, In-order Write







In-order Frontend, Out-of-order Issue/Writeback/Commit



With SuperScalar



Reorder Buffer (ROB)

State	S	ST	V	Preg
Р	1			
F	1			
Р	1			
Р				
F				
Р				
Р				

State: {Empty (--), Pending, Finished}
S: Speculative

ST: Store bit

V: Physical Register File Specifier Valid Preg: Physical Register File Specifier



What about LOADs and STOREs

st R1, 0(R2) ld R3, 0(R4)

When can we execute the load?

O3 Loads

- Split execution of store instruction into two phases: address calculation and data write
- Can execute load before store, if addresses known and r4 != r2
- Each load address compared with addresses of all previous uncommiped stores
- Don't execute load if any previous store address not known

Value Prediction st R1, 0(R2) ld R3, 0(R4)

- Guess that r4 != r2
- Execute load before store address known
- Need to hold all completed but uncommitted load/store addresses in program order
- If subsequently find r4==r2, squash load and *all* following instructions
 - => Large penalty for inaccurate value prediction